Image from Google Jackets

Verilog digital system design : Register transfer synthesis testbench, and verification/ Zainalabedin Navabi.

By: Material type: TextTextSeries: McGraw-Hill electronic engineering seriesPublication details: New York : McGraw-Hill, c2006.Edition: 2nd edDescription: xvi, 384 p. : ill. ; 24 cm. + 1 CD-ROM (4 3/4 in.)ISBN:
  • 9780070252219
Subject(s): DDC classification:
  • 621.392 22 NAV
LOC classification:
  • TK7885.7 .N36 2006
Online resources:
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
Books Books University of Sargodha-Central Library 621.392 NAV (Browse shelf(Opens below)) Available 94012
Books Books Hall D 621.392 NAV (Browse shelf(Opens below)) Available 90294
Books Books Hall D 621.392 NAV (Browse shelf(Opens below)) Available 90296
Books Books Hall D 621.392 NAV (Browse shelf(Opens below)) Available 90295

Includes bibliographical references and index.

There are no comments on this title.

to post a comment.
©️ All rights reserves. Atomation Section